Art Unit: \*\*\*

CLMPTO

3/9/04

TB

**CLAIMS 1-6 CANCELLED** 

A method of communicating data in an integrated circuit using internal interconnects, the method comprising:

receiving a data signal;

adjusting a first resistance coupled to a first supply voltage, based on a manufacturing process, the first supply voltage and a temperature;

adjusting a second resistance coupled to a second supply voltage, based on the manufacturing process, the first supply voltage and the temperature; and

adjusting a third resistance coupled to the second supply voltage, based on the manufacturing process, the first supply voltage and the temperature.

A method of communicating data in an integrated circuit using internal interconnects, the method comprising:

selecting a resistance of a divider network based on a manufacturing process, a supply voltage and a temperature;

selecting an edge rate of a driver coupled to the divider network, the selected edge rate based on the manufacturing process, the supply voltage and the temperature;

receiving a data signal; and

providing an output based on the data signal, the resistance, and the edge rate.

The method of claim wherein selecting an edge rate of a driver coupled to the divider network comprises maintaining a substantially constant edge rate.

The method of claims wherein providing an output comprises turning on a PFET transistor and turning off an NFET transistor.

The method of claim wherein selecting a resistance of a divider network comprises selecting a plurality of parallel resistance elements.

The method of claim wherein selecting a resistance of a divider network comprises executing programming for selecting resistance elements from a plurality of switchable resistance elements.

26. The method of claim & wherein selecting an edge rate of a driver coupled to the divider network comprises selecting a plurality of parallel resistance elements.

The method of claim 6 wherein selecting an edge rate of a driver coupled to the divider network comprises executing programming for selecting resistance elements from a plurality of switchable resistance elements.

16. The method of claim 8 further comprising:
receiving a tristate enable signal; and
actuating a switchable resistance element in response to the tristate enable
signal.

16. The method of claim 16 wherein actuating a switchable resistance element comprises actuating a programmable inverter.

Art Unit: \*\*\*

The method of claim wherein adjusting a first resistance includes changing a resistance of a semiconductor.

24. [New] The method of claim, wherein adjusting a first resistance includes changing a gate voltage on a field effect transistor (FET).

26. [New] The method of claim wherein adjusting a first resistance includes selecting a predetermined number of programmable bits from a plurality of programmable bits.